Chip Design
Generate novel photonic integrated circuit layouts optimized for signal routing, loss minimization, and fabrication constraints.

The Challenge
Photonic integrated circuits are critical for next-generation data center interconnects, LiDAR, quantum computing, and biosensing, but designing PIC layouts remains a manual, expertise-intensive process. The design space encompasses waveguide routing, coupler geometries, resonator configurations, phase shifter placement, and grating designs — each involving continuous geometric parameters with complex electromagnetic interactions. Layout optimization is computationally expensive when performed through electromagnetic simulation, and the design rules for photonic fabrication foundries add hard constraints that further restrict the feasible design space.
Existing photonic design tools provide component-level simulation and parameterized cell libraries but leave the creative layout design — topology selection, component arrangement, routing decisions — to human designers. Inverse design methods optimize individual components (couplers, crossings) through adjoint-method gradient descent but do not address system-level layout generation. The result is photonic circuit designs anchored to known topologies with locally optimized components, missing global layout innovations that could reduce loss, footprint, and crosstalk simultaneously.
The MatterSpace Approach
MatterSpace Tessera generates photonic circuit layouts as complete designs — topology, component placement, waveguide routing, and geometric parameters — optimized for system-level performance under foundry design rule constraints. Specify target functionality, insertion loss budget, footprint limits, and fabrication process constraints, and Tessera generates novel PIC layouts satisfying all specifications.
The Photonic Layout domain pack encodes electromagnetic propagation models, foundry design rule databases, and component performance models for major photonic platforms (SOI, InP, SiN). Users define circuit specifications and Tessera generates layout candidates with predicted insertion loss, crosstalk, and bandwidth performance.
Specify what the output must satisfy. MatterSpace constructs candidates that meet all constraints simultaneously.
Every output satisfies physical laws, stability criteria, and domain constraints — no post-hoc filtering needed.
Powered by a domain-specific generation engine with physics-aware priors and adaptive dynamics control.
Generation Output
Key Differentiators
MatterSpace Tessera generates system-level photonic layouts rather than individual components, capturing the routing interactions and crosstalk effects that determine real-circuit performance. Foundry design rules are enforced during generation, ensuring every output layout is fabrication-ready. The system explores layout topologies beyond known photonic circuit architectures, producing designs that electromagnetic simulation-based optimization of fixed topologies cannot discover.
Same sector
Generate novel semiconductor device architectures and transistor geometries optimized for performance, power, and area trade-offs.
ViewGenerate novel FPGA configurations and reconfigurable logic architectures optimized for specific computational workloads under latency, power, and resource constraints.
ViewGet started
Whether you are exploring photonic layout design for the first time or scaling an existing research programme, MatterSpace generates novel candidates that satisfy your constraints by construction.
Contact us